



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/724,197	11/27/2000	Shawn Gettemy	PALM-3541.US.P	7885

7590 06/09/2006

WAGNER, MURABITO & HAO LLP  
Third Floor  
Two North Market Street  
San Jose, CA 95113

EXAMINER
----------

WANG, JIN CHENG

ART UNIT	PAPER NUMBER
----------	--------------

2628

DATE MAILED: 06/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/724,197	<b>Applicant(s)</b> GETTEMY ET AL.	
	<b>Examiner</b> Jin-Cheng Wang	<b>Art Unit</b> 2628	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 10 April 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |                                                                                                                        |                                                                                         |
|------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                                                       | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____                                                |

## **DETAILED ACTION**

### ***Response to Amendment***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/10/2006 has been entered. Claims 1, 10, and 18 have been amended. Claims 1-23 are pending in the application.

### ***Response to Arguments***

Applicant's arguments filed on April 10, 2006 has been considered, but are not found persuasive in view of the prior art of record. As addressed below, the cited references teach the claim limitations set forth in the claim 1.

Although Matsuzaki, Kim and Singla does not explicitly disclose the claim limitation of "said display attribute is *automatically* selected to provide viewing contrast with image data located near said border region, and wherein said display attribute comprises color and intensity information, and *wherein said display attribute is equal to a background attribute*", Dinwiddie discloses in column 9, lines 30-40 that the color data signal from the fringe palette 100 is *automatically* selected to provide the color for the fringe area around the OSD frame area and thereby the fringe color provides viewing contrast for the frame area. Moreover, Dinwiddie also discloses in column 11, lines 25-67 selecting a solid color byte from the fringe palette to provide the fringe color data for the fringe area surrounding the OSD frame area and controlling the extra

Art Unit: 2628

bits to finger palettes and/or the attribute buffer with those extra bits controlling appropriate circuitry in the OSD system to generate those attributes. Therefore, Dinwiddie discloses the claim limitation of the display attribute being *automatically* selected to provide viewing contrast with image data (in the frame area).

**Dinwiddie discloses in column 8, line 65 to column 9, line 18 that the attribute a ten bit entry from the fringe palette which produces a fringe color data signal containing three color component signals having three bits. The fringe palette of 512 colors (column 10, lines 5-15), each of the RGB intensities are represented by an 3-bit value. Therefore, Dinwiddie discloses the claim limitation that the display attribute comprises color and intensity information (See also column 11, lines 61-65).**

Dinwiddie discloses in column 10, lines 5-15 that background colors are selected from 512 possible colors and one fringe color is also selected from 512 possible colors. In addition, each palette entry in the foreground palette 42', the background palette 44' and the fringe palette 100 may be specified to appear as a solid color or a transparent overlay atop the received television image.

Applicant's claim limitation of "a background attribute" is any attribute, e.g., or a color attribute out from the 512 possible colors. Since Dinwiddie discloses one fringe color selected from the 512 possible colors, Dinwiddie has taught the fringe attribute being equal to one of the background attributes. Moreover, Dinwiddie discloses in column 11, lines 28-31 that the fringe palette 100 contains a single one byte entry corresponding to the portion of the palette 40" entry containing the background data, which contains a color data signal

**C and a solid color bit S. The solid color bit S, as selected from the 512 colors, is equal to one of the background solid color bit BG S, which is also selected from the same 512 colors.**

Moreover, Matsuzaki suggests the claim limitation because Matsuzaki teaches selecting/switching one of the display formats including resolutions (Matsuzaki column 2); setting the format of the binary border pixel data in color values (color intensities) for the border pixels to be different from those for pixels within the effective display region (Matsuzaki column 3 and 6-7) and thereby selecting the color values for the border area pixels surrounding the frame area image data to provide the viewing contrast. It is noted that in Matsuzaki, the color values for the border area pixels is *automatically selected by the selecting/switching mechanism* to provide viewing contrast.

Singla discloses border data set by a solid single-color surrounding the frame buffer image (changeable color; Singla column 8) and a display controller for user-selectable overriding of the predetermined border scheme to provide viewing contrast between the border region and the frame buffer region (changeable attributes; e.g., Singla the Abstract and column 10). Although Singla incorporates a user-selectable overriding of the border color data, the border color attribute is still being automatically selected by the display controller because once the user provides the color data, the display controller automatically selects the border color data to provide viewing contrast to the frame area image data.

One of the ordinary skill in the art would have been motivated to have *automatically* selected the border color attribute because it allows for the border color attribute to be set by the computer software and hardware in which the format of the binary border pixel data in color

Art Unit: 2628

values for the border pixels is set to be different from those for pixels within the effective display region (Matsuzaki column 3 and 6-7) to provide viewing contrast and to provide changeable attribute to the border area pixels to provide controllable color attribute for the border region (Singla the Abstract and column 10).

***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al.

U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla) and Dinwiddie et al. U.S. Patent No. 6,195,078 (hereinafter Dinwiddie).

3. Claim 1:

Matsuzaki teaches a display unit (e.g., figures 1-2) comprising:

a display panel comprising a pixel matrix comprising: an (m \* n) pixel display memory window region; and an x pixel border region for only displaying a display attribute (e.g., figures 6-7B), wherein said border region surrounds said display memory window region (e.g., figures 6-7B; column 5, lines 25-60);

a memory for containing image data for generating an image within said display memory window region (figures 6-7B; column 5, lines 25-60);

a display controller (e.g., the display control circuit, SVGA 21 of figure 3) coupled to said memory (e.g., VRAM 22), coupled to receive said display attribute from said border attribute register (e.g., the border producing circuit or registers of figures 1-3; column 5, lines 5-60; column 7, lines 10-65), and coupled to control said display panel (figures 1-7B; column 5, lines 5-60), said display controller for generating a first set of signals (i.e., pixel data) for rendering said image within said display memory window region and for generating a second set of signals (i.e., border pixel data) for display said display attribute within said border region (e.g., column 3, lines 6-25; column 7, lines 5-67; column 8, lines 1-35; column 13, lines 48-60).

However, it is not clear whether Matsuzaki implicitly teaches a frame buffer. It is also not clear whether Matsuzaki teaches a display attribute being selected to provide viewing contrast with image data located near the border region, wherein the display attribute comprises color and intensity information, wherein said display attribute is equal to a background attribute.

Kim teaches implicitly a frame buffer (*See Kim column 8, lines 55-67*). Furthermore, Singla teaches a display attribute being selected to provide viewing contrast with image data located near the border region (*e.g., Singla column 3, lines 28-50; column 5, lines 45-60*).

It would have been obvious to one of ordinary skill in the art to have incorporated the Kim's frame buffer and Singla's border region attribute setting method into Matsuzaki's display unit because Matsuzaki teaches a VRAM for storing image data (*Matsuzaki column 2, lines 10-15*) and a graphics control circuit fetching pixel data from VRAM 22 (*Matsuzaki figures 1-3; column 6, lines 3-65*) while Kim teaches a VRAM corresponds to a frame buffer memory

Art Unit: 2628

(region). Moreover, Matsuzaki teaches selecting/switching one of the display formats including resolutions (*Matsuzaki column 2*); setting the format of the binary border pixel data in color values for the border pixels to be different from those for pixels within the effective display region (*Matsuzaki column 3 and 6-7*) and the format of the synthesized pixel data in the border section produced as 8-bit parallel data by the border producing circuit 25 synthesized with the pixel data from the binarizing half tone processing circuit 26 by the synthesizing circuit 27 (*Matsuzaki column 3, 6-7*) and therefore suggesting an obvious modification of Matsuzaki.

One having the ordinary skill in the art would have been motivated to incorporate the frame buffer of Kim because Kim teaches that the video frame buffer memory is constructed from VRAM (See Kim column 8, lines 55-67). One of the ordinary skill in the art would have been motivated to incorporate Singla's border region attribute setting method because Singla teaches a set of registers associated with a timing generator programmed to a particular attribute including resolution (selectable resolution; Singla the Abstract column 5) and Singla further teaches border data set by a solid single-color surrounding the frame buffer image (changeable color; Singla column 8) and a display controller for user-selectable overriding of the predetermined border scheme to provide viewing contrast between the border region and the frame buffer region (changeable attributes; e.g., Singla the Abstract and column 10).

Although Matsuzaki, Kim and Singla does not explicitly disclose the claim limitation of "said display attribute is *automatically* selected to provide viewing contrast with image data located near said border region, wherein said display attribute comprises color and intensity information, and wherein said display attribute is equal to a background attribute", Dinwiddie discloses in column 9, lines 30-40 that the color data signal from the fringe palette 100 is



Art Unit: 2628

*automatically* selected to provide the color for the fringe area around the OSD frame area and thereby the fringe color provides viewing contrast for the frame area. Moreover, Dinwiddie also discloses in column 11, lines 25-67 selecting a solid color byte from the fringe palette to provide the fringe color data for the fringe area surrounding the OSD frame area and controlling the extra bits to fringe palettes and/or the attribute buffer with those extra bits controlling appropriate circuitry in the OSD system to generate those attributes. Therefore, Dinwiddie discloses the claim limitation of the display attribute being *automatically* selected to provide viewing contrast with image data (in the frame area).

**Dinwiddie discloses in column 8, line 65 to column 9, line 18 that the attribute a ten bit entry from the fringe palette which produces a fringe color data signal containing three color component signals having three bits. The fringe palette of 512 colors (column 10, lines 5-15), each of the RGB intensities are represented by an 3-bit value. Therefore, Dinwiddie discloses the claim limitation that the display attribute comprises color and intensity information (See also column 11, lines 61-65).**

Dinwiddie discloses in column 10, lines 5-15 that background colors are selected from 512 possible colors and one fringe color is also selected from 512 possible colors. In addition, each palette entry in the foreground palette 42', the background palette 44' and the fringe palette 100 may be specified to appear as a solid color or a transparent overlay atop the received television image.

Applicant's claim limitation of "a background attribute" is any attribute, e.g., or a color attribute out from the 512 possible colors. Since Dinwiddie discloses one fringe color selected from the 512 possible colors, Dinwiddie has taught the fringe attribute being equal

to one of the background attributes. Moreover, Dinwiddie discloses in column 11, lines 28-31 that the fringe palette 100 contains a single one byte entry corresponding to the portion of the palette 40" entry containing the background data, which contains a color data signal C and a solid color bit S. The solid color bit S, as selected from the 512 colors, is equal to one of the background solid color bit BG S, which is also selected from the same 512 colors.

Moreover, Matsuzaki suggests the claim limitation because Matsuzaki teaches selecting/switching one of the display formats including resolutions (Matsuzaki column 2); setting the format of the binary border pixel data in color values (color intensities) for the border pixels to be different from those for pixels within the effective display region (Matsuzaki column 3 and 6-7) and thereby selecting the color values for the border area pixels surrounding the frame area image data to provide the viewing contrast. It is noted that in Matsuzaki, the color values for the border area pixels is *automatically selected by the selecting/switching mechanism* to provide viewing contrast.

Singla discloses border data set by a solid single-color surrounding the frame buffer image (changeable color; Singla column 8) and a display controller for user-selectable overriding of the predetermined border scheme to provide viewing contrast between the border region and the frame buffer region (changeable attributes; e.g., Singla the Abstract and column 10). Although Singla incorporates a user-selectable overriding of the border color data, the border color attribute is still being automatically selected by the display controller because once the user provides the color data, the display controller automatically selects the border color data to provide viewing contrast to the frame area image data.

One of the ordinary skill in the art would have been motivated to have *automatically* selected the border color attribute because it allows for the border color attribute to be set by the computer software and hardware in which the format of the binary border pixel data in color values for the border pixels is set to be different from those for pixels within the effective display region (Matsuzaki column 3 and 6-7) to provide viewing contrast and to provide changeable attribute to the border area pixels to provide controllable color attribute for the border region (Singla the Abstract and column 10).

4. Claim 2-4, 7-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim), Yuri et al. U.S. Patent No. 5,805,149 (hereinafter Yuri), further in view of Ogawa et al. U.S. Patent No. 6,018,331 (hereinafter Ogawa) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla) and Dinwiddie et al. U.S. Patent No. 6,195,078 (hereinafter Dinwiddie).

5. Claim 2-4, 7, 8:

(1) The claim 2-4, 7,8 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of (1) the second set of signals being generated within invalid timing windows with respect to the frame buffer region; (2) a first portion of the second set of signals being generated x clock cycles before valid data for the frame buffer region commences and a second portion of the second set of signals being generated in an invalid horizontal timing window that ends x clock cycles after valid data for the frame buffer region; (3) a third portion of the second set of signals being generated in an invalid vertical timing window that commences x

Art Unit: 2628

horizontal pulses before a first valid horizontal line commences of a frame and a forth portion of the second set of signals being generated in an invalid vertical timing window that ends x horizontal pulses after the end of the last valid horizontal line of the frame; (4) x being equal 2; (5) the frame buffer region comprising 160 rows and 160 columns of pixels.

As shown in the rejection of claim 1, Matsuzaki, Kim, Dinwiddie, and Singla teach the claimed invention of a display unit.

(2) However, it remains to be shown that Matsuzaki, Kim, Dinwiddie, Singla implicitly teach the additional claimed limitation as recited in claims 2-4.

(3) Singla, Ogawa and Yuri teaches the additional claimed limitation as recited in claims 2-4. Namely, Singla, Ogawa and Yuri teach the claimed limitation of (1) the second set of signals being generated within invalid timing windows with respect to the frame buffer region (Singla figures 2-5; Ogawa column 5, lines 4-67; column 6, lines 1-67; Ogawa figures 7-9; Yuri figure 7; *Ogawa teaches in Figures 7-9 frame writing intervals which correspond to the invalid timing intervals for generating the border frames*); (2) a first portion of the second set of signals being generated x clock cycles before valid data for the frame buffer region commences and a second portion of the second set of signals being generated in an invalid horizontal timing window that ends x clock cycles after valid data for the frame buffer region (Singla figures 2-5; Ogawa column 5, lines 4-67; column 6, lines 1-67; Ogawa figures 7-9; Yuri figure 7; *Ogawa teaches in Figures 7-9 a first portion of the frame writing interval x clock cycles before the image writing interval and a second portion of the frame writing interval x clock cycles after the image writing interval*); (3) a third portion of the second set of signals being generated in an invalid vertical timing window that commences x horizontal pulses before a first valid horizontal line commences of a

Art Unit: 2628

frame and a forth portion of the second set of signals being generated in an invalid vertical timing window that ends  $x$  horizontal pulses after the end of the last valid horizontal line of the frame (Singla figures 2-5; Ogawa column 5, lines 4-67; column 6, lines 1-67; Ogawa figures 7-9); 4)  $x$  being equal 2 (Ogawa figure 7; Singla figure 2; Yuri figure 7; *Ogawa teaches in Figures 7-9 a third portion of the frame writing interval  $x$  clock cycles before the image writing interval and a third portion of the frame writing interval  $x$  clock cycles after the image writing interval*); (5) the frame buffer region comprising 160 rows and 160 columns of pixels (Ogawa figure 7; Singla figure 2; Yuri figure 7). Moreover, Yuri further discloses in column 11-12 attributes including the gradation levels for the color palette, thus teaching other claim limitations set forth in the claim 2 as well including the display attribute comprises color and intensity information.

(4) It would have been obvious to one of ordinary skill in the art to have incorporated Singla, Ogawa and Yuri's timing generator into Matsuzaki/Kim/Dinwiddie/Yuri/Singla's display device because Matsuzaki suggests partial rewrite driving using display start line address, the number of continuous display lines, the total number of lines, the total number of pixels, and the border region to the line address producing circuit, thereby obtaining partial display information (Matsuzaki column 8, lines 1-67). Matsuzaki discloses a plurality of display formats for the effective display region (Matsuzaki column 8, lines 1-67). Therefore the claimed limitation suggests an obvious modification of Matsuzaki/Kim/Dinwiddie/Yuri/Singla.

(5) One having the ordinary skill in the art would have been motivated to do this because Ogawa teaches timing chart for the horizontal/vertical timing intervals to generate the timing signals so that the input image signal is displayed in the center and its periphery is made a frame, the drive of picture elements corresponding to the frame can be carried out during the

Art Unit: 2628

horizontal/vertical blanking intervals (Ogawa column 5, lines 4-67; column 6, lines 1-67; Yuri figure 7).

6. Claim 5, 6, 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim) and Yuri et al. U.S. Patent No. 5,805,149 (hereinafter Yuri) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla) and Dinwiddie et al. U.S. Patent No. 6,195,078 (hereinafter Dinwiddie).

Claim 5:

The claim 5 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of the display attribute of the border region comprising a color attribute and an intensity attribute. However, Matsuzaki further discloses the claimed limitation of the display attribute of the border region comprising a color attribute and an intensity attribute (e.g., Matsuzaki figures 6-8). Dinwiddie discloses in column 8, line 65 to column 9, line 18 that the attribute a ten bit entry from the fringe palette which produces a fringe color data signal containing three color component signals having three bits. The fringe palette of 512 colors (column 10, lines 5-15), each of the RGB intensities are represented by an 3-bit value. Therefore, Dinwiddie discloses the claim limitation that the display attribute comprises color and intensity information (See also column 11, lines 61-65).

Claim 6:

The claim 6 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of the display panel being a thin film transistor liquid crystal display panel. However, Matsuzaki further discloses the claimed limitation of the display panel being a thin film transistor liquid crystal display panel (e.g., Matsuzaki column 1, lines 20-60; column 5, lines 1-25).

Claim 9:

The claim 9 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of background display attribute register. Matsuzaki further discloses the claimed limitation of background display attribute register (e.g., Matsuzaki figures 6-8).

7. Claims 10-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of in view of Kim et al. U.S. Patent No. 5,355,443 (hereafter Kim), and further in view of Ogawa et al. U.S. Patent No. 6,018,331 (hereafter Ogawa) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla) and Dinwiddie et al. U.S. Patent No. 6,195,078 (hereinafter Dinwiddie).

8. Claim 10:

The claim 10 encompasses the same scope of invention as that of claims 1 and 2. The claim 10 is rejected for the same reasons set forth in claims 1 and 2.

Claims 11-12:

The claim 11, or 12 encompasses the same scope of invention as that of claims 1-4. The claim 11 is rejected for the same reasons set forth in claims 1-4.

Claim 13:

The claim 13 encompasses the same scope of invention as that of claims 1-5. The claim 13 is rejected for the same reasons set forth in claims 1-5.

Claim 14:

The claim 14 encompasses the same scope of invention as that of claims 1-6. The claim 14 is rejected for the same reasons set forth in claims 1-6.

Claim 15:

The claim 15 encompasses the same scope of invention as that of claims 1-7. The claim 15 is rejected for the same reasons set forth in claims 1-7.

Claim 16:

The claim 16 encompasses the same scope of invention as that of claims 1-8. The claim 16 is rejected for the same reasons set forth in claims 1-8.

Claim 17:

The claim 17 encompasses the same scope of invention as that of claims 1-9. The claim 16 is rejected for the same reasons set forth in claims 1-9.

9. Claims 18-23 are rejected under 35 U.S.C. 103(a) as being as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim) and Yuri et al. U.S. Patent No. 5,805,149 (hereinafter Yuri), further in view of Ogawa et al. U.S. Patent No. 6,018,331 (hereafter Ogawa) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla), Dinwiddie et al. U.S. Patent No. 6,195,078 (hereinafter Dinwiddie), and He et al. U.S. Patent No. 6,323,849 (He).



Claims 18-23:

The claim 18-23 encompasses the same scope of invention as that of claims 1-9 except additional claimed limitation of a portable electronic device. Although the “portable electronic device” appears in the preamble, the term “portable” cannot be found in the body of the claim. Nevertheless, the display device as disclosed in Matsuzaki, or Kim, or Yuri, or Ogawa or Singla or Dinwiddie is a proper sized display device as far as portability is concerned. Moreover, He/Yuri explicitly discloses the additional claimed limitation of a portable electronic device (He column 1, lines 20-35; Yuki column 14, lines 1-15). It would have been obvious to one of the ordinary skill in the art to have made the display device of Matsuzaki, or Kim, or Yuri, or Ogawa or Singla or Dinwiddie portable because these references teaches proper sized display devices. One of the ordinary skill in the art would have been motivated to do so to incorporate the display devices to PDA’s, personal games and palm-sized computers (He column 1).

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jin-Cheng Wang whose telephone number is (571) 272-7665. The examiner can normally be reached on 8:00 - 6:30 (Mon-Thu).

If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Kee Tung can be reached on (571) 272-7794. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2628

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

jcw 